

## EAST Search History

| Ref # | Hits | Search Query                    | DBs                                    | Default Operator | Plurals | Time Stamp       |
|-------|------|---------------------------------|--|------------------|---------|------------------|
| L3    | 94   | 703/14.ccls. and @pd>"20061201" | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR               | ON      | 2007/05/03 14:14 |

## EAST Search History

| Ref # | Hits | Search Query  | DBs                                    | Default Operator | Plurals | Time Stamp       |
|-------|------|---|--|------------------|---------|------------------|
| L4    | 13   | (bidirectional adj node) and simulat\$4   | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR               | ON      | 2007/05/03 14:16 |
| L5    | 12   | biput   | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR               | ON      | 2007/05/03 14:18 |
| L6    | 2    | ((mixed near signal) or mixed-signal) near simulation) and @pd>"20061201"                       | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR               | ON      | 2007/05/03 14:19 |
| L7    | 1    | ((analog near digital) or analog-digital or digital-analog) near simulation) and @pd>"20061201" | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR               | ON      | 2007/05/03 14:19 |


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

ioput

1951

- 2000

Search

[Ad](#)  
[Sc](#)  
[Sc](#)
**Scholar** [All articles](#) [Recent articles](#)

Results 1 - 10 of about 152 for ioput. (0.10 seconds)

**All Results**Did you mean: [input](#)[M Samatham](#)[G Niemeyer](#)[D Hanna](#)[L Svensson](#)[P Enjeti](#)[Voltage level translation for an output driver system with a bias generator - group of 2 »](#)

F Hinedi, M Cases, S Dutta, RH Dennard - US Patent 5,986,472, 1999 - Google Patents  
 ... A gate of transistor 118 is connected to bias circuit 130 at Node E. A drain of transistor 118 is connected to an information node **IOPUT**, which is connected to ...

[Cited by 7](#) - [Related Articles](#) - [Web Search](#)

[Stacked PFET off-chip driver with a latch bias generator for overvoltage protection - group of 3 »](#)

F Hinedi, L Mamileti - US Patent 6,141,200, 2000 - Google Patents

... GND **IOPUT** Page 2. ... multiply/add operations, and includes floatingpoint registers output terminal **IOPUT**. 120 performs single precision and/or double precision ...

[Related Articles](#) - [Web Search](#)

[Discrete adaptive control: A sufficient condition for stability and applications - group of 3 »](#)

JJ Fuchs - Automatic Control, IEEE Transactions on, 1980 - [ieeexplore.ieee.org](#)

... we-**ioput** singleoutput systems is considered using a model-reference type approach. A sufficient condition upon the adaptation mechanism is obtained Any ...

[Cited by 5](#) - [Related Articles](#) - [Web Search](#)

[Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits - group of 3 »](#)

RB Mueller-Thuns, JT Rahmeh, JA Abraham, JA Wehbeh ... - SIMULATION, 1993 - [intl-sim.sagepub.com](#)

Page 1. 79 TECHNICAL ARTICLE Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits & dagger; Robert B. Mueller-Thuns Cadence Design System Inc. ...

[Related Articles](#) - [View as HTML](#) - [Web Search](#) - [BL Direct](#)

[Circuit and method for voltage level translation utilizing a bias generator - group of 2 »](#)

F Hinedi, M Cases, S Dutta, RH Dennard - US Patent 5,867,010, 1999 - Google Patents  
 ... the art. Resistor 110 couples clamp device 102 to an external signalling device via signal pad input, **IOPUT**, 112. Diode devices ...

[Cited by 4](#) - [Related Articles](#) - [Web Search](#)

[The de Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI - group of 9 »](#)

MR Samatham, DK Pradhan - IEEE Transactions on Computers, 1989 - [doi.ieeecomputersociety.org](#)

... input/sequential output, 2) parallel input/sequential output, 3) parallel inputparallel output, 4) sequential input&parallel output, 5) hybrid **ioput**/l@rid ...

[Cited by 122](#) - [Related Articles](#) - [Web Search](#)


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "ioput"

Your search matched 29 of 1558879 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

## » Search Options

[View Session History](#)
[New Search](#)

## » Key

|          |                            |
|----------|----------------------------|
| IEEE JNL | IEEE Journal or Magazine   |
| IET JNL  | IET Journal or Magazine    |
| IEEE CNF | IEEE Conference Proceeding |
| IET CNF  | IET Conference Proceeding  |
| IEEE STD | IEEE Standard              |

## Modify Search

ioput

Search &gt;

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

☒ view selected items [Select All](#) [Deselect All](#)

- ☐ 1. AIDE - A Tool for Computer Architecture Design  
 Ellenberger, D.J.; Ng, Y.W.;  
[Design Automation, 1981, 18th Conference on](#)  
 29-1 June 1981 Page(s):796 - 803  
 AbstractPlus | Full Text: [PDF\(672 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 2. On-Line Simulation of Block-Diagram Systems  
 Dertouzos, M.L.; Kaliski, M.E.; Polzen, K.P.;  
[Computers, IEEE Transactions on](#)  
 Volume C-18, Issue 4, April 1969 Page(s):333 - 342  
 AbstractPlus | Full Text: [PDF\(2008 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- ☐ 3. The Open Channel  
 Burkhardt, W.H.; Yuen, C.K.;  
[Computer](#)  
 Volume 17, Issue 9, Sept. 1984 Page(s):119 - 120  
 AbstractPlus | Full Text: [PDF\(2136 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- ☐ 4. Implementation of a fast digital processor using the residue number system  
 Chao Huang; Peterson, D.; Rauch, H.; Teague, J.; Fraser, D.;  
[Circuits and Systems, IEEE Transactions on](#)  
 Volume 28, Issue 1, Jan 1981 Page(s):32 - 38  
 AbstractPlus | Full Text: [PDF\(992 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- ☐ 5. On cross coupling and stability in nonlinear control systems  
 Rootenberg, J.; Oso, J.;  
[Automatic Control, IEEE Transactions on](#)  
 Volume 16, Issue 1, Feb 1971 Page(s):73 - 75  
 AbstractPlus | Full Text: [PDF\(344 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- ☐ 6. Criteria for stability of a class of multiplicative nonlinear systems  
 Satyanarayana, N.; Srinath, M.;